首页>
外国专利>
METHOD FOR TESTING SEMICONDUCTOR INTEGRATED CIRCUIT, EQUIPMENT FOR TESTING SEMICONDUCTOR, AND SEMICONDUCTOR INTEGRATED CIRCUIT
METHOD FOR TESTING SEMICONDUCTOR INTEGRATED CIRCUIT, EQUIPMENT FOR TESTING SEMICONDUCTOR, AND SEMICONDUCTOR INTEGRATED CIRCUIT
展开▼
机译:用于测试半导体集成电路的方法,用于测试半导体的设备以及半导体集成电路
展开▼
页面导航
摘要
著录项
相似文献
摘要
PROBLEM TO BE SOLVED: To shorten the inspection time required for acceleration test at the time of testing a semiconductor integrated circuit including a novolatile memory element.;SOLUTION: The method for testing a semiconductor integrated circuit having a novolatile memory element and a peripheral circuit part other than the novolatile memory element comprises a first step for applying a high voltage to all memory cells in the novolatile memory element and a second step for imparting a test pattern to the peripheral circuit part other than the novolatile memory element while applying a high voltage wherein both steps are performed simultaneously.;COPYRIGHT: (C)2001,JPO
展开▼