首页> 外国专利> High voltage transistor using P+ buried layer

High voltage transistor using P+ buried layer

机译:使用P +埋层的高压晶体管

摘要

A new design for a high voltage bipolar transistor is disclosed. Instead of a buried subcollector (which would be N+ in an NPN device), a buried P+ layer is used. The presence of this P+ layer results in pinch-off between itself and the bipolar base. This allows much higher breakdown voltages to be achieved. In particular, the device will not break down at the bottom of the base-collector junction which is the weak spot for conventional devices. A process for manufacturing this device is described. A particular feature of this new process is that the N type epitaxial layer that is grown over the P+ layer is only about half the thickness of its counterpart in the conventional device. The process is fully compatible with conventional BiCMOS processes and has lower cost.
机译:公开了一种用于高压双极晶体管的新设计。代替掩埋的子收集器(在NPN设备中为N+),而是掩埋的P+使用层。该P&plus的存在;该层导致其自身与双极基极之间的夹断。这样可以实现更高的击穿电压。特别是,该器件不会在基极-集电极结的底部击穿,这是常规器件的薄弱点。描述了用于制造该装置的过程。该新工艺的一个特殊特征是在P&plus上生长的N型外延层;该层的厚度仅为传统装置中对应层的一半。该工艺与常规BiCMOS工艺完全兼容,并且成本较低。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号