首页> 外国专利> Gate stack process for high reliability dual oxide CMOS devices and circuits

Gate stack process for high reliability dual oxide CMOS devices and circuits

机译:高可靠性双氧化物CMOS器件和电路的栅极堆叠工艺

摘要

1. A method of forming multiple oxide thicknesses on a base, according to the following steps: ;a) forming a layer of a first oxide on a base having an area, a, a first thickness and a first surface, the base having a top surface; ;b) depositing a first layer of polysilicon film having a second thickness on the first oxide layer, the first layer of polysilicon film having a second surface; ;c) removing a region of the first oxide and the first polysilicon, such that the base is exposed, and wherein a second thickness of oxide is desired over at least a portion of the region; ;d) forming a layer of a second oxide, having a third surface and a third thickness, on at least substantially all of the portion of the region where a second oxide thickness is desired, the third thickness not equal to the first thickness; ;e) depositing a second layer of polysilicon film having a fourth surface and a fourth thickness on at least the layer of second oxide such that the fourth thickness plus the third thickness is at least greater than the first thickness.
机译:1.一种根据以下步骤在基底上形成多个氧化物厚度的方法:a)在具有面积,a,第一厚度和第一表面的基底上形成第一氧化物层,所述基底具有a。顶面b)在第一氧化物层上沉积具有第二厚度的第一多晶硅膜层,该第一多晶硅膜层具有第二表面; ; c)去除第一氧化物和第一多晶硅的区域,使得暴露出基底,并且其中在该区域的至少一部分上期望第二厚度的氧化物; d)在需要第二氧化物厚度的区域的至少基本上所有部分上形成具有第三表面和第三厚度的第二氧化物层,第三厚度不等于第一厚度; ; e)在至少第二氧化物层上沉积具有第四表面和第四厚度的第二多晶硅膜层,使得第四厚度加上第三厚度至少大于第一厚度。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号