首页>
外国专利>
Mitigation of gate oxide thinning in dual gate CMOS process technology
Mitigation of gate oxide thinning in dual gate CMOS process technology
展开▼
机译:在双栅CMOS工艺技术中减轻栅氧化层变薄
展开▼
页面导航
摘要
著录项
相似文献
摘要
Excessive thinning of a thin oxide in a dual gate CMOS fabrication process is mitigated. A thick gate oxide utilized to form high voltage transistors is selectively patterned to leave some thick oxide in an active area where low voltage transistors are formed. Due to fabrication conditions, the thin gate oxide that is formed in an active area where the low voltage transistors are formed may become too thin, particularly in perimeter areas of the low voltage area. Accordingly, the thick gate oxide is patterned so that some of it remains in perimeter areas of the low voltage active area. This mitigates leakage and/or other unwanted conditions that may result if low voltage transistors are formed using the gate oxide that is too thin.
展开▼