首页>
外国专利>
Disposable spacer technology for reduced cost CMOS processing
Disposable spacer technology for reduced cost CMOS processing
展开▼
机译:一次性垫片技术可降低CMOS工艺的成本
展开▼
页面导航
摘要
著录项
相似文献
摘要
A method of fabricating a CMOS transistor using a silicon germanium disposable spacer (114) for the source/drain implant. After gate etch, silicon germanium disposable spacers (114) are formed. A NMOS resist pattern (116) is formed exposing the NMOS regions (120) and the n-type source/drain implant is performed. The disposable spacers (114) in the NMOS regions are removed and, with the NMOS resist mask (116) still in place, the LDD/MDD implant is performed. The process may then be repeated for the PMOS regions (122).
展开▼