首页> 外国专利> PREPROCESSOR, DESIGN SYSTEM OF INTEGRATED CIRCUIT, AND DESIGN METHOD OF INTEGRATED CIRCUIT

PREPROCESSOR, DESIGN SYSTEM OF INTEGRATED CIRCUIT, AND DESIGN METHOD OF INTEGRATED CIRCUIT

机译:预处理器,集成电路的设计系统以及集成电路的设计方法

摘要

PPROBLEM TO BE SOLVED: To provide a preprocessor which generates a circuit description file to change the synchronous/asynchronous designation of a flip flop and cluster connection of a gated clock. PSOLUTION: This preprocessor 23 performs processing of a first circuit description file 21 described by a user and including a first hardware description language and a second hardware description language based on a preprocessor control file 22 described by the user, and converts at least a part described in the first hardware description language of the first circuit description file 21 to the second hardware description language to generate and output a second circuit description file 24. According to this, a circuit description file to change the synchronous/asynchronous designation of the flip flop and the cluster connection of the gated clock is generated without intervention of manual operation. PCOPYRIGHT: (C)2005,JPO&NCIPI
机译:

要解决的问题:提供一种预处理器,该预处理器生成电路描述文件以更改触发器的同步/异步名称和门控时钟的集群连接。解决方案:该预处理器23基于用户描述的预处理器控制文件22执行用户描述的包括第一硬件描述语言和第二硬件描述语言的第一电路描述文件21的处理,并且至少转换用第一电路描述文件21的第一硬件描述语言描述的部分到第二硬件描述语言,以生成并输出第二电路描述文件24。据此,电路描述文件改变了电路描述文件的同步/异步指定。无需人工操作即可生成触发器和门控时钟的群集连接。

版权:(C)2005,JPO&NCIPI

著录项

  • 公开/公告号JP2004303022A

    专利类型

  • 公开/公告日2004-10-28

    原文格式PDF

  • 申请/专利权人 TOSHIBA CORP;

    申请/专利号JP20030096687

  • 发明设计人 TAMAI TAKANORI;

    申请日2003-03-31

  • 分类号G06F17/50;

  • 国家 JP

  • 入库时间 2022-08-21 23:33:44

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号