首页> 外国专利> Wafer-level method for fine-pitch, high aspect ratio chip interconnect

Wafer-level method for fine-pitch, high aspect ratio chip interconnect

机译:晶圆级方法,用于小间距,高纵横比的芯片互连

摘要

A metal structure for an integrated circuit having a plurality of contact pads and a patterned metallization protected by an overcoat layer. The structure comprises a plurality of windows in the overcoat, selectively exposing the chip metallization, wherein the windows are spaced apart by less than 150 m center to center. A metal column is positioned on each of the windows; the preferred metal is copper; the column has a height-to-width aspect ratio larger than 1.25 and an upper surface wettable by re-flowable metal. The preferred column height-to-width aspect ratio is between 2.0 and 4.0, operable to absorb thermomechanical stress. A cap of a re-flowable metal is positioned on each of the columns. The metal structure is used for attaching the IC chip to an external part.
机译:一种用于集成电路的金属结构,具有多个接触垫和由保护层保护的图案化金属化层。该结构包括在保护层中的多个窗口,选择性地暴露芯片金属化,其中这些窗口中心到中心的间隔小于150 m。每个窗户上都装有一根金属柱。优选的金属是铜;该柱的高宽比大于1.25,并且可回流金属可润湿上表面。优选的柱高宽比为2.0至4.0,可吸收热机械应力。可回流金属的盖子位于每个色谱柱上。金属结构用于将IC芯片附接至外部。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号