首页> 外国专利> Interfacial layer for gate electrode and high-k dielectric layer and methods of fabrication

Interfacial layer for gate electrode and high-k dielectric layer and methods of fabrication

机译:栅电极和高k介电层的界面层及其制造方法

摘要

Method of fabricating a semiconductor device. The semiconductor device comprises a substrate, a high-k gate dielectric layer formed on the substrate, and a hydrogen-free gate electrode deposited on the high-k gate dielectric layer wherein the hydrogen-free gate electrode is conductive. The method comprises depositing the high-k gate dielectric layer on the substrate, sputtering the gate electrode on the gate dielectric layer and treating the gate electrode such that the gate electrode is conductive.
机译:制造半导体器件的方法。该半导体器件包括衬底,形成在衬底上的高k栅介电层,以及沉积在高k栅介电层上的无氢栅电极,其中无氢栅电极是导电的。该方法包括在衬底上沉积高k栅介电层,在栅介电层上溅射栅电极以及处理栅电极以使栅电极导电。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号