首页> 外国专利> SEMICONDUCTOR FABRICATION METHOD FOR ENHANCING RELIABILITY BY MINIMIZING CHANNELING PHENOMENON IN ION IMPLANTATION PROCESS

SEMICONDUCTOR FABRICATION METHOD FOR ENHANCING RELIABILITY BY MINIMIZING CHANNELING PHENOMENON IN ION IMPLANTATION PROCESS

机译:通过最小化离子注入过程中的通道现象来增强可靠性的半导体制造方法

摘要

PURPOSE: A semiconductor fabrication method for preventing a channeling phenomenon is provided to minimize the channeling phenomenon and enhance reliability of a semiconductor device by implanting previously silicon ions into a target region into which impurity is implanted. CONSTITUTION: Silicon ions are implanted into a polysilicon layer(16) for forming a semiconductor device and a selected region of a substrate(10). A conductive impurity is implanted into the polysilicon layer and the selected region of the substrate into which the silicon ions are implanted. The selected region of the substrate is a predetermined region for forming a source/drain(22). The selected region of the substrate is a polysilicon layer for forming a gate. The selected region of the substrate is a polysilicon layer for forming a channel region of a lower part of the gate.
机译:目的:提供一种用于防止沟道现象的半导体制造方法,以通过将先前的硅离子注入到其中注入杂质的目标区域中来最小化沟道现象并增强半导体器件的可靠性。组成:将硅离子注入到多晶硅层(16)中,以形成半导体器件和衬底(10)的选定区域。将导电杂质注入到多晶硅层和衬底的所选区域中,在该区域中注入了硅离子。基板的选定区域是用于形成源极/漏极(22)的预定区域。衬底的选定区域是用于形成栅极的多晶硅层。衬底的选定区域是用于形成栅极下部的沟道区的多晶硅层。

著录项

  • 公开/公告号KR100451318B1

    专利类型

  • 公开/公告日2004-11-26

    原文格式PDF

  • 申请/专利权人 HYNIX SEMICONDUCTOR INC.;

    申请/专利号KR19970074779

  • 发明设计人 MUN HWAN SEONG;KIM YEONG U;

    申请日1997-12-26

  • 分类号H01L21/76;

  • 国家 KR

  • 入库时间 2022-08-21 22:06:17

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号