首页> 外国专利> A method for processing a semiconductor structure with a depression

A method for processing a semiconductor structure with a depression

机译:一种具有凹陷的半导体结构的加工方法

摘要

A method for processing a semiconductor structure (1, 2a, 2b, 3, 4; 1, gs1, gs2, 7, 8) with a depression (2; 20) comprising the steps of:(a) providing a continuous covering layer (5; 50) on the bottom region (5a; 50a), on the wall portion (5b; 50b) and the peripheral region (5c; 50c) of the depression (2; 20);(b) processing of the cover layer (5; 50) in a plasma process, in which at the same time an etching of the depression (2; 20) and a depositing a side wall passivation in the depression (2; 20) is to be achieved, and which a depth-dependent etching rate and a depth-dependent deposition rate, which are set in such a way that the bottom region (5a; 50a) of the cover layer (5; 50) is etched more rapidly than the wall portion (5b; 50b) and the peripheral region (5c; 50c),the depth-dependent etching rate and the depth-dependent deposition rate are set in such a way that, when machining a deposition of a plasma layer (10) in the upper part of the wall portion (5b) and in the peripheral region (5c) takes place and a..
机译:一种具有凹陷(2; 20)的半导体结构(1、2a,2b,3、4; 1,gs1,gs2、7、8)的处理方法,包括以下步骤:(a)提供连续的覆盖层( 5; 50)在底部区域(5a; 50a),壁部分(5b; 50b)和凹陷(2; 20)的外围区域(5c; 50c)上;(b)覆盖层的加工( 5; 50)在等离子工艺中,其中要同时蚀刻凹陷(2; 20)和在凹陷(2; 20)中沉积侧壁钝化层,并且其深度取决于蚀刻速率和取决于深度的沉积速率,其被设置为使得覆盖层(5; 50)的底部区域(5a; 50a)比壁部分(5b; 50b)更快速地被蚀刻,并且在周边区域(5c; 50c)中,以如下方式设定深度依赖的蚀刻速率和深度依赖的沉积速率,使得当在壁部的上部中对等离子体层(10)的沉积进行加工时( 5b)和在外围部分(5c)发生,并且..

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号