首页> 外国专利> Stress reduction in flip-chip PBGA packaging by utilizing segmented chips and/or chip carriers

Stress reduction in flip-chip PBGA packaging by utilizing segmented chips and/or chip carriers

机译:利用分段芯片和/或芯片载体降低倒装芯片PBGA封装中的应力

摘要

A method and structure to electrically couple a semiconductor device to a substrate that is divided into a plurality of segments. Alternatively, a semiconductor device may be divided into a plurality of segments and the plurality of segments are electrically coupled to a single substrate.
机译:一种将半导体器件电耦合到被分成多个段的衬底的方法和结构。可替代地,半导体器件可以被划分为多个段,并且所述多个段电耦合至单个基板。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号