首页>
外国专利>
SIMULATION OF DESIGNS USING RE-CONFIGURABLE LOGIC
SIMULATION OF DESIGNS USING RE-CONFIGURABLE LOGIC
展开▼
机译:使用可重构逻辑对设计进行仿真
展开▼
页面导航
摘要
著录项
相似文献
摘要
A means of increasing the steady-state simulation speed of a design comprising digital, analog, mixed-signal and full-wave components is taught using general purpose processors and electronically re-configurable logic. The innovative compilation and execution method disclosed uses either a single compilation step before the onset of simulation or incremental compilation during simulation to yield multiple, optimized processor instructions, logic configurations and interconnect configurations specific to the operating contexts encountered during execution embedded within a pseudo-static execution schedule. Caching provides for rapid re-use of compilation results specific to an operating context. Key innovative steps embodied in the apparatus include use of to represent time-varying changes in design state rather than the actual value of design state at each time point, encapsulation of component model functionality, dynamically varying numerical range in hardware, and integration of a reduced latency interconnect in close proximity to the acceleration resources.
展开▼