首页> 外国专利> Elimination of systematic losses of the process yield due to the precise adjustment of the wafer - placement

Elimination of systematic losses of the process yield due to the precise adjustment of the wafer - placement

机译:消除了由于精确调整晶圆位置而造成的系统良率的系统性损失

摘要

A process for the semiconductor processing workpiece support comprises: correlating a yield loss when performing a process step in a semiconductor manufacturing process with a mechanical positioning of the semiconductor substrate and, on the basis of this correlation, placing of semiconductor substrates in a position with a sufficient positioning precision, in order to yield losses to be reduced below a certain threshold value, during the subsequent carrying out the process step.
机译:用于半导体加工工件支撑件的方法包括:将执行半导体制造工艺中的工艺步骤时的良率损失与半导体衬底的机械定位相关联,并且基于该相关性,将半导体衬底放置在具有半导体衬底的位置中。在随后的处理步骤中,为了使损失减小到一定的阈值以下,需要足够的定位精度。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号