首页>
外国专利>
IMPURITY ANALYSIS METHOD, AND IMPURITY ANALYSIS JIG OF SEMICONDUCTOR SUBSTRATE
IMPURITY ANALYSIS METHOD, AND IMPURITY ANALYSIS JIG OF SEMICONDUCTOR SUBSTRATE
展开▼
机译:杂质分析方法以及半导体基板的杂质分析夹具
展开▼
页面导航
摘要
著录项
相似文献
摘要
PROBLEM TO BE SOLVED: To provide an impurity analysis method and an impurity analysis jig of a semiconductor substrate having a sufficient accuracy.;SOLUTION: A main surface of a semiconductor substrate is masked with a protective plate having an opening in a central part, the etching liquid is spread in the opening of the protective plate, and the method comprises: a first step (S01 to S04) of etching a surface layer of the semiconductor substrate; a second step (S05 to S06) of analyzing impurity in the surface layer of the semiconductor substrate; and a third step (S07 to S10) of sandwiching the etching liquid between gaps and etching a non-etched area of the surface layer of the semiconductor substrate, wherein the first to third steps are repeated for a prescribed number of times (S11). Contamination from the non-etched area of the surface layer of the semiconductor substrate is prevented to perform impurity analysis.;COPYRIGHT: (C)2007,JPO&INPIT
展开▼