首页>
外国专利>
Latch-based random access memory (LBRAM) tri-state banking architecture
Latch-based random access memory (LBRAM) tri-state banking architecture
展开▼
机译:基于锁存的随机存取存储器(LBRAM)三态存储架构
展开▼
页面导航
摘要
著录项
相似文献
摘要
A disclosed memory, such as a random access memory (RAM) has multiple banks including a first bank and a second bank each having multiple latch cells configured to store data. The first bank has a first bit line, and the second bank has a second bit line. A first tri-state buffer has an input node coupled to the first bit line, an enable node coupled to receive a first enable signal, and an output node coupled to a tri-state output bit line. A second tri-state buffer has an input node coupled to the second bit line, an enable node coupled to receive a second enable signal, and an output node coupled to the tri-state output bit line. Enable signal generation logic uses a portion of an address signal to generate the first and second enable signals. The memory produces an output signal dependent upon the enable signal generation logic output, and thus upon a logic level of the tri-state output bit line.
展开▼