首页> 美国卫生研究院文献>Nanoscale Research Letters >Conductive-bridging random access memory: challenges and opportunity for 3D architecture
【2h】

Conductive-bridging random access memory: challenges and opportunity for 3D architecture

机译:导电桥接随机存取存储器:3D架构的挑战与机遇

代理获取
本网站仅为用户提供外文OA文献查询和代理获取服务,本网站没有原文。下单后我们将采用程序或人工为您竭诚获取高质量的原文,但由于OA文献来源多样且变更频繁,仍可能出现获取不到、文献不完整或与标题不符等情况,如果获取不到我们将提供退款服务。请知悉。

摘要

The performances of conductive-bridging random access memory (CBRAM) have been reviewed for different switching materials such as chalcogenides, oxides, and bilayers in different structures. The structure consists of an inert electrode and one oxidized electrode of copper (Cu) or silver (Ag). The switching mechanism is the formation/dissolution of a metallic filament in the switching materials under external bias. However, the growth dynamics of the metallic filament in different switching materials are still debated. All CBRAM devices are switching under an operation current of 0.1 μA to 1 mA, and an operation voltage of ±2 V is also needed. The device can reach a low current of 5 pA; however, current compliance-dependent reliability is a challenging issue. Although a chalcogenide-based material has opportunity to have better endurance as compared to an oxide-based material, data retention and integration with the complementary metal-oxide-semiconductor (CMOS) process are also issues. Devices with bilayer switching materials show better resistive switching characteristics as compared to those with a single switching layer, especially a program/erase endurance of >105 cycles with a high speed of few nanoseconds. Multi-level cell operation is possible, but the stability of the high resistance state is also an important reliability concern. These devices show a good data retention of >105 s at >85°C. However, more study is needed to achieve a 10-year guarantee of data retention for non-volatile memory application. The crossbar memory is benefited for high density with low power operation. Some CBRAM devices as a chip have been reported for proto-typical production. This review shows that operation current should be optimized for few microamperes with a maintaining speed of few nanoseconds, which will have challenges and also opportunities for three-dimensional (3D) architecture.
机译:对于不同结构的硫族化物,氧化物和双层等开关材料,已经对导电桥接随机存取存储器(CBRAM)的性能进行了综述。该结构由一个惰性电极和一个铜(Cu)或银(Ag)氧化电极组成。开关机制是在外部偏压下金属丝在开关材料中的形成/溶解。然而,金属丝在不同开关材料中的生长动力学仍存在争议。所有CBRAM器件都在0.1μA至1mA的工作电流下切换,并且还需要±2V的工作电压。该设备可以达到5 pA的低电流;但是,当前依赖于法规遵从性的可靠性是一个具有挑战性的问题。尽管与基于氧化物的材料相比,基于硫族化物的材料具有更好的耐久性,但是数据保留以及与互补金属氧化物半导体(CMOS)工艺的集成也是问题。与具有单层开关层的器件相比,具有双层开关材料的器件表现出更好的电阻开关特性,尤其是> 10 5 循环的编程/擦除耐力具有几纳秒的高速。可以进行多级电池操作,但是高电阻状态的稳定性也是重要的可靠性问题。这些器件在> 85°C时显示出良好的数据保留> 10 5 s。但是,需要进行更多的研究才能实现非易失性存储器应用程序10年的数据保留保证。纵横开关存储器有利于低功耗运行的高密度。已经报道了一些CBRAM器件作为芯片用于典型生产。这项审查表明,应针对几个微安培对工作电流进行优化,并保持几纳秒的速度,这将对三维(3D)架构带来挑战和机遇。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
代理获取

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号