首页> 外国专利> Forming metallization layers for high-density integrated circuit component interconnection, also deposits dielectric material of low permitivity

Forming metallization layers for high-density integrated circuit component interconnection, also deposits dielectric material of low permitivity

机译:形成用于高密度集成电路组件互连的金属化层,还会沉积低介电常数的介电材料

摘要

An opening is made in a sacrificial layer formed over the substrate (101) of a semiconductor component (111). A metal zone is formed in the opening and the sacrificial layer is then removed. A dielectric material (113) of low permittivity (epsilon) is deposited, embedding the metal zone in it. A conductive layer may be formed before the sacrificial layer, the opening being made to bare the conducting layer. The metal zone covers a region of the conductive layer. In addition, an open region of the conductive layer is removed, before deposition of the dielectric.
机译:在形成在半导体部件(111)的衬底(101)上方的牺牲层中形成开口。在开口中形成金属区域,然后去除牺牲层。沉积低介电常数(ε)的介电材料(113),将金属区嵌入其中。可以在牺牲层之前形成导电层,使开口露出导电层。金属区覆盖导电层的区域。另外,在沉积电介质之前,去除导电层的开放区域。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号