首页>
外国专利>
System and Method for Modeling Metastability Decay Through Latches in an Integrated Circuit Model
System and Method for Modeling Metastability Decay Through Latches in an Integrated Circuit Model
展开▼
机译:在集成电路模型中通过闩锁对亚稳态衰减建模的系统和方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
A system and method for modeling metastability decay through latches in an integrated circuit model are provided. With the system and method, asynchronous clock boundaries are identified in the integrated circuit model and latches in a receive clock domain are enumerated. Latches within a range of the asynchronous clock boundary are selected for transformation. These latches are transformed into metastability decay latches using new latch primitive logic that models the decay of an indeterminate value. The metastability decay latches maintains an indeterminate value during a metastability time period and achieve a randomly selected logic value at the end of the metastability time period. The transformed integrated circuit model may then be simulated and the results analyzed to generate reports of the integrated circuit model's operation. The transformed integrate circuit model more accurately represents the actual operation of the hardware implementation of the integrated circuit model.
展开▼