首页>
外国专利>
Self-Aligned LDMOS Fabrication Method Integrated Deep-Sub-Micron VLSI Process, Using A Self-Aligned Lithography Etches And Implant Process
Self-Aligned LDMOS Fabrication Method Integrated Deep-Sub-Micron VLSI Process, Using A Self-Aligned Lithography Etches And Implant Process
展开▼
机译:采用自对准光刻刻蚀和注入工艺的自对准LDMOS制造方法集成了深亚微米VLSI工艺
展开▼
页面导航
摘要
著录项
相似文献
摘要
An integrated circuit includes both LDMOS devices and one or more low-power CMOS devices that are concurrently formed on a substrate using a deep sub-micron VLSI fabrication process. The LDMOS polycrystalline silicon (polysilicon) gate structure is patterned using a two-mask etching process. The first etch mask is used to define a first edge of the gate structure located away from the deep body/drain implant. The second etch mask is then used to define a second edge of the gate structure, and the second etch mask is then retained on the gate structure during subsequent formation of the deep body/drain implant. After the deep implant, shallow implants and metallization are formed to complete the LDMOS device.
展开▼