首页> 外国专利> Split-gate thin film storage NVM cell with reduced load-up/trap-up effects

Split-gate thin film storage NVM cell with reduced load-up/trap-up effects

机译:分离栅极薄膜存储NVM单元,减少了负载/捕获效应

摘要

A semiconductor process and apparatus are disclosed for forming a split-gate thin film storage NVM device (10) by forming a select gate structure (3) on a first dielectric layer (2) over a substrate (1); forming a control gate structure (6) on a second dielectric layer (5) having embedded nanocrystals (15, 16) so that the control gate (6) is adjacent to the select gate structure (3) but separated therefrom by a gap (8); forming a floating doped region (4) in the substrate (1) below the gap (8) formed between the select gate structure and control gate structure; and forming source/drain regions (11, 12) in the substrate to define a channel region that includes the floating doped region (4).
机译:公开了一种半导体工艺和装置,用于通过在第一介电层( 3 )上形成选择栅结构( 3 )来形成分裂栅薄膜存储NVM器件( 10 )。 2 )在基板( 1 )上;在具有嵌入的纳米晶体( 15、16 )的第二介电层( 5 )上形成控制栅结构( 6 ),以便控制栅( 6 )与选择栅结构( 3 )相邻,但与选择栅结构隔开( 8 );在选择栅结构和控制栅之间形成的间隙( 8 )下方的衬底( 1 )中形成浮动掺杂区( 4 )结构体;在衬底中形成源/漏区( 11,12 )以限定包括浮置掺杂区( 4 )的沟道区。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号