Modeling an ASIC based on static pipeline delays

摘要

A simulator for a design of an electronic system includes high-level delay models for architecture resources such as ASICs, CPUs, and busses, for example. The delay models of pipelined ASICs compute static pipeline delays which are then implemented by the system simulator. The ASIC delay models are generic, dynamic, incremental and not intrusive.