首页> 外国专利> Techniques for optimizing electrical performance and layout efficiency in connectors with via placement and routing

Techniques for optimizing electrical performance and layout efficiency in connectors with via placement and routing

机译:通过通孔布局和布线优化连接器电气性能和布局效率的技术

摘要

Techniques are provided for placing and routing vias that conduct signals through a connector between two electrical units. Vias that conduct a first set of signals are placed next to vias that provide return paths for the first set of signals to reduce cross-talk or impedance. Vias that conduct input or output signals can be placed next to vias that provide return paths for the input or output signals to reduce cross-talk. The vias that provide the return paths can conduct, for example, ground signals, power supply signals, or both. Vias that conduct power supply signals can be placed next to vias that provide return paths for the power supply signals to reduce impedance. The vias that provide the return paths for the power supply signals can conduct, for example, ground signals. The via configurations reduce cost and increase yield, and the via configurations are modular.
机译:提供了用于放置和路由通过两个电气单元之间的连接器传导信号的通孔的技术。将传导第一组信号的通孔放置在为第一组信号提供返回路径以减少串扰或阻抗的通孔旁边。可以将传导输入或输出信号的通孔放置在为输入或输出信号提供返回路径以减少串扰的通孔旁边。提供返回路径的通孔可以传导例如接地信号,电源信号或两者。可以将传导电源信号的通孔放置在为电源信号提供返回路径以减小阻抗的通孔的旁边。提供电源信号返回路径的通孔可以传导例如接地信号。通孔配置可降低成本并提高良率,并且通孔配置是模块化的。

著录项

  • 公开/公告号US7405473B1

    专利类型

  • 公开/公告日2008-07-29

    原文格式PDF

  • 申请/专利权人 HONG SHI;YUANLIN JOHN XIE;

    申请/专利号US20050285912

  • 发明设计人 HONG SHI;YUANLIN JOHN XIE;

    申请日2005-11-23

  • 分类号H01L23/04;H05K1/11;

  • 国家 US

  • 入库时间 2022-08-21 20:10:14

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号