首页> 外国专利> SYSTEM AND EMBEDDED CIRCUIT FOR BUILT-IN SELF REPAIR AND BUILT-IN SELF TEST AND METHOD THEREOF

SYSTEM AND EMBEDDED CIRCUIT FOR BUILT-IN SELF REPAIR AND BUILT-IN SELF TEST AND METHOD THEREOF

机译:内置自我修复和内置自我测试的系统和嵌入式电路及其方法

摘要

An embedded memory device and a system integrated with a programmable self-test, and a self-recovery method thereof are provided to detect a new fault model as well as a usual fault model capable of providing transparency to a user and apply more various algorithms selectively according to stabilization of a memory manufacturing process. An embedded memory(20) stores data and outputs the stored data. An algorithm generator(10) selects and outputs one of a plurality of algorithms by responding to a selection signal received from the outside. A test controller(50) detects a region including a fault by testing the embedded memory with the algorithm output from the algorithm generator. The test controller includes an address generator(80) increasing or decreasing an address of the embedded memory to be tested by receiving the MSB(Most Significant Bit) among a code received from the algorithm generator, a signal generator(70) generating a control signal for testing read/write operations of the embedded memory by receiving the remaining part of the code, and a comparator(60) determining the fault by comparing the data output from the embedded memory with reference data.
机译:提供了一种嵌入式存储器设备和集成有可编程自检的系统及其自我恢复方法,以检测新的故障模型以及能够向用户提供透明度并选择性地应用更多种算法的常规故障模型。根据存储器制造过程的稳定性。嵌入式存储器(20)存储数据并输出所存储的数据。算法生成器(10)通过响应于从外部接收的选择信号来选择并输出多个算法之一。测试控制器(50)通过利用从算法生成器输出的算法来测试嵌入式存储器来检测包括故障的区域。该测试控制器包括地址生成器(80),信号生成器(70),该地址生成器通过接收从算法生成器接收的代码中的MSB(最高有效位)来增加或减少要测试的嵌入式存储器的地址。通过接收代码的其余部分来测试嵌入式存储器的读/写操作,以及通过将嵌入式存储器输出的数据与参考数据进行比较来确定故障的比较器(60)。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号