首页>
外国专利>
SINGLE-EVENT UPSET IMMUNE STATIC RANDOM ACCESS MEMORY CELL CIRCUIT, SYSTEM, AND METHOD
SINGLE-EVENT UPSET IMMUNE STATIC RANDOM ACCESS MEMORY CELL CIRCUIT, SYSTEM, AND METHOD
展开▼
机译:单事件超静态静态访问存储器单元电路,系统和方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
A circuit and method are provided in which a six-transistor (6-T) SRAM memory cell is hardened to single-event upsets by adding isolation-field effect transistors (“iso-fets”) connected between the reference voltage Vdd and the field-effect transistors (“fets”) respectively corresponding to first and second inverters of the memory cell. According to certain embodiments, the control gates of first and second P-iso-fets are respectively tied to the control gates of first and second pull-up P-fets. According to certain embodiments, first and second N-iso-fets are connected between the output nodes of the memory cell and the pull-down N-fets respectively corresponding to the first and second inverters. The control gates of the first and second N-iso-fets are respectively tied to the control gates of the first and second pull-down N-fets. Again according to certain embodiments, one or more of the iso-fets are physically removed from the proximity of other transistors which comprise the memory cell.
展开▼