首页> 外国专利> Low power detection method and circuit for solder joint defect in digital electronic package

Low power detection method and circuit for solder joint defect in digital electronic package

机译:数字电子封装中焊点缺陷的低功耗检测方法和电路

摘要

A low power circuit and method for detects in-situ failures or precursors to failures in solder-joint networks on actual operational devices and packages in the field. An amplifying detector such as provided by a common-gate transistor sources current to the network to generate a signal voltage and a reference voltage that is sensitive to the low voltage applied to the other side of the network. Generation of this self-adjusting reference voltage makes the detection circuit insensitive to the network low-voltage. Additional power savings and performance gains can be provided with the addition of a differential amplifier to set a fixed bias point and a level shifter to cancel noise. The detected failure or precursor of a selected monitor solder-joint network(s) is an indicator of the integrity of other operational solder-joint networks in the package, on the PWB or between PWBs.
机译:一种低功率电路和方法,用于在现场实际操作设备和封装上检测焊点网络中的原位故障或故障的先兆。诸如由共栅晶体管提供的放大检测器向网络提供电流,以产生对施加到网络另一侧的低压敏感的信号电压和参考电压。该自调节参考电压的产生使检测电路对网络低压不敏感。通过添加一个差分放大器来设置一个固定的偏置点,以及一个电平转换器来消除噪声,可以进一步节省功率并提高性能。检测到的选定监控焊点网络的故障或先兆是封装中,PWB上或PWB之间其他可操作焊点网络完整性的指标。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号