Fixed reference frame phase-locked loop (FRF-PLL) for unbalanced line voltage conditions

摘要

The present invention relates to a system to implement a phase-locked loop (PLL) which is able to provide an estimation of the angular frequency, and both the positive and negative sequences of the fundamental component of a three-phase signal. These sequences are provided in fixed reference frame coordinates.