首页> 外文会议>IEEE Power Electronics Specialists Conference >Fixed Reference Frame Phase-Locked Loop (FRF-PLL) For Unbalanced Line Voltage Conditions
【24h】

Fixed Reference Frame Phase-Locked Loop (FRF-PLL) For Unbalanced Line Voltage Conditions

机译:固定参考帧锁相环(FRF-PLL),用于不平衡线路电压条件

获取原文

摘要

In this work a phase-locked loop (PLL) is presented, which is able to provide an estimation of the angular frequency, and both the positive and negative sequences of the fundamental component of a three-phase signal. These sequences are provided in fixed reference frame coordinates, and thus the proposed algorithm is referred as fixed reference frame PLL (FRF-PLL). In fact, the FRF-PLL does not require transformation of variables into the synchronous frame coordinates as in most PLL schemes. The design of the FRF-PLL is based on a complete description of the source voltage involving both positive and negative sequences in stationary coordinates and considering the angular frequency as an uncertain parameter. Therefore, the FRF-PLL is intended to perform properly under severe unbalanced conditions, and to be robust against angular frequency variations in the three-phase source voltage signal. Although not considered in the design, it is shown that the scheme is also robust against harmonic distortion present in the source voltage signal.
机译:在该工作中,提出了锁相环(PLL),其能够提供角度频率的估计,以及三相信号的基本分量的正序列和负序列。这些序列以固定参考帧坐标提供,因此所提出的算法称为固定参考帧PLL(FRF-PLL)。实际上,FRF-PLL不需要将变量转换为与大多数PLL方案中的同步帧坐标。 FRF-PLL的设计基于源电压的完整描述,涉及静止坐标中的正和负序列,并考虑角度频率作为不确定参数。因此,FRF-PLL旨在在严重的不平衡条件下正确执行,并且在三相源电压信号中的角度频率变化是稳健的。虽然在设计中不考虑,但结果表明该方案也稳健地防止源电压信号中存在的谐波失真。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号