首页> 外国专利> METHOD FOR MANUFACTURING AN INTEGRATED CIRCUIT ON THE FORMATION OF LINES AND SLICES

METHOD FOR MANUFACTURING AN INTEGRATED CIRCUIT ON THE FORMATION OF LINES AND SLICES

机译:在线和切片形成上制造集成电路的方法

摘要

The invention relates to a method for etching a target layer, comprising the steps of: depositing a hard mask layer (HM) on a target layer (TL) and on the hard mask layer, a first photosensitive layer, exposing the first photosensitive layer through a first mask for transferring first patterns into the photosensitive layer, transferring the first patterns into the hard mask layer, depositing on the hard mask layer a second photosensitive layer (PR '), exposing the second photosensitive layer through a second mask for transferring second patterns into the second photosensitive layer, transferring the second patterns into the hard mask layer by etching the layer, and transferring the first and second patterns into the target layer at the second layer; through the hard mask, the second patterns forming lines (L1, L2, L3), and the first patterns (R1, R2) forming trenches intersecting the lines in the hard mask.
机译:本发明涉及一种用于蚀刻目标层的方法,该方法包括以下步骤:在目标层(TL)和该硬掩模层上沉积硬掩模层(HM),第一感光层,通过第一掩模,用于将第一图案转移到光敏层中,将第一图案转移到硬掩模层中,在硬掩模层上沉积第二光敏层(PR'),通过用于转移第二图案的第二掩模暴露第二光敏层进入第二光敏层,通过蚀刻将第二图案转移到硬掩模层中,并且在第二层将第一和第二图案转移到目标层中;通过硬掩模,第二图案形成线(L1,L2,L3),第一图案(R1,R2)形成与硬掩模中的线相交的沟槽。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号