首页> 外国专利> Method to reduce contact resistance of N-channel transistors by using a III-V semiconductor interlayer in source and drain

Method to reduce contact resistance of N-channel transistors by using a III-V semiconductor interlayer in source and drain

机译:通过在源极和漏极中使用III-V半导体中间层来降低N沟道晶体管的接触电阻的方法

摘要

A method to reduce contact resistance of n-channel transistors by using a III-V semiconductor interlayer in source and drain is generally presented. In this regard, a device is introduced comprising an n-type transistor with a source region and a drain region a first interlayer dielectric layer adjacent the transistor, a trench through the first interlayer dielectric layer to the source region, and a conductive source contact in the trench, the source contact being separated from the source region by a III-V semiconductor interlayer. Other embodiments are also disclosed and claimed.
机译:通常提出一种通过在源极和漏极中使用III-V族半导体中间层来降低n沟道晶体管的接触电阻的方法。在这方面,引入了一种装置,该装置包括具有源极区和漏极区的n型晶体管,与该晶体管相邻的第一层间电介质层,穿过第一层间电介质层到达源极区的沟槽以及导电源极接触。在该沟槽中,源极接触通过III-V半导体中间层与源极区分开。还公开和要求保护其他实施例。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号