首页>
外国专利>
Primitives for extending thread-level speculative execution
Primitives for extending thread-level speculative execution
展开▼
机译:扩展线程级推测执行的原语
展开▼
页面导航
摘要
著录项
相似文献
摘要
A processor may include an address monitor table and an atomic update table to support speculative threading. The processor may also include one or more registers to maintain state associated with execution of speculative threads. The processor may support one or more of the following primitives: an instruction to write to a register of the state, an instruction to trigger the committing of buffered memory updates, an instruction to read the a status register of the state, and/or an instruction to clear one of the state bits associated with trap/exception/interrupt handling. Other embodiments are also described and claimed.
展开▼