首页> 外国专利> INTEGRATED CIRCUIT SCHEMATICS HAVING IMBEDDED SCALING INFORMATION FOR GENERATING A DESIGN INSTANCE

INTEGRATED CIRCUIT SCHEMATICS HAVING IMBEDDED SCALING INFORMATION FOR GENERATING A DESIGN INSTANCE

机译:具有嵌入标度信息的集成电路方案,用于生成设计实例

摘要

A non-transitory computer-readable memory including first data representative of a topology of a circuit including a first circuit element and a second circuit element, and second data representative of a scaling rule for the first circuit element as a function of the second circuit element. A data processing method comprising retrieving first data representative of a topology of a circuit comprising a first circuit element and a second circuit element from a memory, retrieving second data representative of a scaling rule for the first circuit element as a function of the second circuit element from the memory, receiving a user input representative of a scaling factor, generating third data representative of an instance of the second circuit element using the scaling factor, and generating data representative of an instance of the first circuit element using the scaling factor, the scaling rule and the third data.
机译:一种非暂时性计算机可读存储器,包括:代表电路拓扑的第一数据,该拓扑包括第一电路元件和第二电路元件;以及代表第二电路元件的第一电路元件的缩放规则的第二数据。一种数据处理方法,包括:从存储器中检索表示包括第一电路元件和第二电路元件的电路拓扑的第一数据;检索表示第一电路元件作为第二电路元件的函数的缩放规则的第二数据。从存储器接收代表缩放因子的用户输入,使用缩放因子生成代表第二电路元件实例的第三数据,并使用缩放因子生成代表第一电路元件实例的数据,缩放规则和第三个数据。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号