首页> 外国专利> Capacitor designs for integrated circuits utilizing self-aligned double patterning (SADP)

Capacitor designs for integrated circuits utilizing self-aligned double patterning (SADP)

机译:利用自对准双图案(SADP)的集成电路电容器设计

摘要

Methodologies enabling BEoL VNCAPs in ICs and resulting devices are disclosed. Embodiments include: providing a plurality of mandrel recesses extending horizontally on a substrate, each of the mandrel recesses having an identical width and being separated from another one of the mandrel recesses by an identical distance; providing a plurality of routes, each of the plurality of routes being positioned in a different one of the mandrel recesses; and providing first and second vertical segments on the substrate, the first vertical segment being connected to a set of the plurality of routes and separated from the second vertical segment, and the second vertical segment being separated from the set of routes.
机译:公开了在IC和所得器件中实现BEoL VNCAP的方法。实施例包括:提供在基板上水平延伸的多个心轴凹部,每个心轴凹部具有相同的宽度并且与另一个心轴凹部隔开相同的距离;提供多个路径,所述多个路径中的每个路径位于心轴凹口中的不同一个中;在基板上提供第一和第二垂直段,第一垂直段连接到多个路径中的一组并与第二垂直段分离,第二垂直段与该组路径分离。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号