INTEGRATED COMPARATOR HYSTERESIS, ESPECIALLY IN FD SOI TECHNOLOGY

摘要

The hysteresis is obtained by the threshold voltage difference between MOS transistors (T5, T6) having their boxes (CS5, CS6) directly biased by the signal outputs (NOUT, OUT) of the output stage.