首页>
外国专利>
PROGRAMMABLE TEST STRUCTURE FOR CHARACTERIZATION OF INTEGRATED CIRCUIT FABRICATION PROCESSES
PROGRAMMABLE TEST STRUCTURE FOR CHARACTERIZATION OF INTEGRATED CIRCUIT FABRICATION PROCESSES
展开▼
机译:表征集成电路制造过程的可编程测试结构
展开▼
页面导航
摘要
著录项
相似文献
摘要
A test structure includes a dedicated addressing circuit that allows large numbers of test devices to be tested simultaneously and the measurement signals read out serially for different test devices. The test structure may be configured for wafer, die or package-level testing. The test structure may be integrated on a common die with the test devices in a single package, provided on separate die in a common package, separately packaged chips or in the form of a collection of standard die configured as the test structure. If on separate die, the test and addressing circuitry is fabricated from a more mature fabrication process than that being characterized for the devices under test. The processes being characterized may be unqualified whereas the test circuitry may be fabricated with different and more mature or qualified processes.
展开▼