首页> 外国专利> Antiphase domain boundary-free III-V compound semiconductor material on semiconductor substrate and method for manufacturing thereof

Antiphase domain boundary-free III-V compound semiconductor material on semiconductor substrate and method for manufacturing thereof

机译:半导体衬底上的反相畴无边界III-V族化合物半导体材料及其制造方法

摘要

Methods of manufacturing a III-V compound semiconductor material, and the semiconductor material thus manufactured, are disclosed. In one embodiment, the method comprises providing a substrate comprising a first semiconductor material having a {001} orientation and an insulating layer overlaying the first semiconductor material. The insulating layer comprises a recessed region exposing an exposed region of the first semiconductor material. The method further comprises forming a buffer layer overlaying the exposed region that comprises a group IV semiconductor material. The method further comprises thermally annealing the substrate and the buffer layer, thereby roughening the buffer layer to create a rounded, double-stepped surface having a step density and a step height. A product of the step density and the step height is greater than or equal to 0.05 on the surface. The method further comprises at least partially filling the recessed region with a III-V compound semiconductor material overlaying the surface.
机译:公开了制造III-V族化合物半导体材料的方法,以及由此制造的半导体材料。在一个实施例中,该方法包括提供衬底,该衬底包括具有{001}取向的第一半导体材料和覆盖该第一半导体材料的绝缘层。绝缘层包括暴露第一半导体材料的暴露区域的凹陷区域。该方法还包括形成覆盖包括IV族半导体材料的暴露区域的缓冲层。该方法还包括对基板和缓冲层进行热退火,从而使缓冲层粗糙化,以形成具有台阶密度和台阶高度的圆形双台阶表面。台阶密度和台阶高度的乘积在表面上大于或等于0.05。该方法进一步包括用覆盖该表面的III-V族化合物半导体材料至少部分地填充该凹陷区域。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号