首页> 外国专利> MANUFACTURING METHOD FOR EMBEDDED SILICON-GERMANIUM STRAIN PMOS DEVICE STRUCTURE

MANUFACTURING METHOD FOR EMBEDDED SILICON-GERMANIUM STRAIN PMOS DEVICE STRUCTURE

机译:嵌入式硅锗应变PMOS器件结构的制造方法

摘要

A manufacturing method for an embedded silicon-germanium strain PMOS device structure, comprising: before growing SiGe in a PMOS source/drain groove area using the method of selective epitaxy, firstly, injecting metal Ge into the source/drain groove area, and forming a strained SiGe alloy through annealing; and then taking the strained SiGe alloy as a substrate, continuously growing a strained SiGe layer thereon using the method of selective epitaxy. Therefore, when SiGe grows epitaxially, the direct contact with the silicon in the substrate is avoided, thereby suppressing the formation of a defect on an SiGe/Si interface; and a phenomenon of electric leakage of a junction caused by having a defect on the SiGe/Si interface can be suppressed while it is ensured to exert an appropriate stress on a channel of the PMOS device, so that the entire electrical property of the PMOS device is improved, and the existing process can have good compatibility.
机译:一种嵌入式硅锗应变PMOS器件结构的制造方法,包括:在采用选择性外延的方法在PMOS源/漏区中生长SiGe之前,首先,将金属Ge注入到源/漏区中,并形成通过退火使SiGe合金应变;然后以应变SiGe合金为基底,使用选择性外延的方法在其上连续生长应变SiGe层。因此,当SiGe外延生长时,避免了与衬底中的硅的直接接触,从而抑制了在SiGe / Si界面上形成缺陷。并且,在确保对PMOS器件的沟道施加适当的应力的同时,可以抑制由于SiGe / Si界面上的缺陷而导致的结的漏电现象,从而可以使PMOS器件的整体电特性提高。改进,并且现有过程可以具有良好的兼容性。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号