首页>
外国专利>
Voltage follower circuit to mitigate gain loss caused by finite output impedance of transistors
Voltage follower circuit to mitigate gain loss caused by finite output impedance of transistors
展开▼
机译:电压跟随器电路可减轻晶体管有限的输出阻抗引起的增益损失
展开▼
页面导航
摘要
著录项
相似文献
摘要
Methods and circuits for maximizing gain of a voltage follower circuit are provided. The method includes using a NMOS voltage replica generation circuit, a PMOS voltage replica generation circuit, a NPN BJT voltage replica generation circuit, a n-channel JFET voltage replica generation circuit, a P-Channel JFET voltage replica generation circuit and a PNP BJT voltage replica generation circuit. The overall gain for the various transistor families is almost equal to unity.
展开▼