首页> 外国专利> Y U V Reusable DCT Architecture for Parallel Processing of Y U and V Transforms in HEVC

Y U V Reusable DCT Architecture for Parallel Processing of Y U and V Transforms in HEVC

机译:用于HEVC中的Y U和V变换的并行处理的Y U V可重用DCT架构

摘要

The present invention relates to a reuse decomposition architecture for parallel processing of Y, U, and V transforms in HVC, and includes YU, U for a TU (Transform Unit) consisting of luma component Y, chrominance component U and V of HEVC V residual blocks in a transpose memory, wherein the transpose memory is configured to remove 1D transformed Y, U, and V residuals for a TU of size 16x1. 1 color, and the Y, U, and V residuals of 8 x 8 TU are stored as the second color. The present invention can efficiently use a transpose memory that is not used for calculating the U and V residual transforms in parallel with the Y residual transform, A significant number of cycles are saved because the U and V residual transforms are performed during the time required to calculate the Y transform.
机译:本发明涉及用于HVC中的Y,U和V变换的并行处理的重用分解架构,并且包括用于TU(变换单元)的YU,U,TU(变换单元)包括亮度分量Y,色度分量U和HEVC V残差的V转置存储器中的多个块,其中转置存储器被配置为针对尺寸为16x1的TU移除1D变换的Y,U和V残差。 1种颜色,并将8 x 8 TU的Y,U和V残差存储为第二种颜色。本发明可以有效地使用不用于与Y残差变换并行地计算U和V残差变换的转置存储器。由于在需要时间的时间内执行了U和V残差变换,因此节省了大量的周期。计算Y变换。

著录项

  • 公开/公告号KR101711495B1

    专利类型

  • 公开/公告日2017-03-02

    原文格式PDF

  • 申请/专利权人 인하대학교 산학협력단;

    申请/专利号KR20140161598

  • 发明设计人 이채은;

    申请日2014-11-19

  • 分类号H04N19/186;H04N19/42;H04N19/426;H04N19/436;H04N19/625;

  • 国家 KR

  • 入库时间 2022-08-21 13:25:57

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号