首页>
外国专利>
System and Method for Optimization of Digital Circuits with Timing and Behavior Co-Designed by Introduction and Exploitation of False Paths
System and Method for Optimization of Digital Circuits with Timing and Behavior Co-Designed by Introduction and Exploitation of False Paths
展开▼
机译:通过引入和利用虚假路径共同设计的具有时序和行为的数字电路优化系统和方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
A digital circuit including a signal path with a false path, whereby the signal path includes at least 3 logic instances, the digital circuit further including a logic monitoring element for monitoring a part of the digital circuit, and for outputting a cut-back signal in case a determined risk of a full activation of the signal path is detected in the monitoring, wherein the signal path includes a logic cutting selector element as one of the 3 logic instances, the logic cutting selector element to be triggered by at least the cut-back signal to prevent the full activation of the signal path, the logic cutting selector element being configured to switch, the switching either maintaining the signal path itself, or preventing the full activation of the signal path by substituting it for an alternate signal path, thereby inducing the false path.
展开▼