首页>
外国专利>
Test structure to measure delay variability mismatch of digital logic paths
Test structure to measure delay variability mismatch of digital logic paths
展开▼
机译:测试数字逻辑路径的延迟可变性不匹配的测试结构
展开▼
页面导航
摘要
著录项
相似文献
摘要
An integrated circuit includes a test block which in turn includes a plurality of identical paths; a counter selectively coupled to the plurality of identical paths to selectively obtain a count of at least one of correctly operating paths and incorrectly operating paths from each of the plurality of identical paths; and a plurality of count latches selectively coupled to the counter to store output of the counter. Each path in turn includes a first clocked latch; a clocked logic path beginning and ending at the first clocked latch; and a clocked detection circuit coupled to the first clocked latch and the counter, which determines whether the clocked logic path is operating properly in a given clock period.
展开▼