首页> 外国专利> III-V SEMICONDUCTOR STRUCTURES WITH REDUCED HOLLOW DEFECTS AND METHODS OF FORMING THESE STRUCTURES

III-V SEMICONDUCTOR STRUCTURES WITH REDUCED HOLLOW DEFECTS AND METHODS OF FORMING THESE STRUCTURES

机译:具有减小的空心缺陷的III-V型半导体结构及其形成方法

摘要

The method comprises forming a III-V semiconductor layer (130) on a substrate (110), and forming an indium (In)-III-V semiconductor layer (140) on a growth surface of the III-V semiconductor layer with an In solid phase concentration above an In saturation regime by combining an In precursor, a group III element precursor different from the In precursor and a group V element precursor in a processing chamber configured with an In super-saturation regime that includes a chamber temperature that is lower than a chamber temperature corresponding to the In saturation regime. The method comprises forming a III-V semiconductor layer (130) on a substrate (110), forming an indium (In)-III-V semiconductor layer (140) on a growth surface of the III-V semiconductor layer with an In solid phase concentration above an In saturation regime by combining an In precursor, a group III element precursor different from the In precursor and a group V element precursor in a processing chamber configured with an In super-saturation regime that includes a chamber temperature that is lower than a chamber temperature corresponding to the In saturation regime, selecting the group V element precursor to include ammonia and trimethylindium, and selecting the group III element precursor to include triethylgallium. The In-III-V semiconductor layer has a thickness that is greater than a critical thickness. The step of forming the In-III-V semiconductor layer comprises decreasing a desorption flux of In from V-pit sidewalls of the In-III-V semiconductor layer relative to a desorption flux of indium from the growth surface of the In-III-V semiconductor layer, increasing an incorporation of In in V-pit sidewalls relative to an incorporation of In in the growth surface of the Indium-III-V semiconductor layer, increasing an In partial pressure in the processing chamber relative to an overall group III partial pressure, and forming an indium gallium nitride layer. The step of increasing the incorporation of In in the V-pit sidewalls comprises decreasing the chamber temperature, increasing a chamber pressure, and/or increasing an In partial pressure. An independent claim is included for a semiconductor structure.
机译:该方法包括在衬底(110)上形成III-V半导体层(130),以及在具有In的III-V半导体层的生长表面上形成铟(In)-III-V半导体层(140)。通过在构造成具有较低腔室温度的In过饱和状态的处理室中组合In前驱物,不同于In前驱物的III族元素前驱物和V组元素前驱物,在In饱和状态下提高固相浓度高于对应于In饱和状态的腔室温度。该方法包括在衬底(110)上形成III-V半导体层(130),在具有In固体的III-V半导体层的生长表面上形成铟(In)-III-V半导体层(140)。通过在配置有In超饱和方案的处理室中组合In前驱物,不同于In前驱物的III族元素前驱物和V组元素前驱物,在In饱和状态下实现高于In饱和状态的相浓度在对应于In饱和状态的腔室温度下,选择V族元素前体以包括氨和三甲基铟,并选择III族元素前体以包括三乙基镓。 In-III-V半导体层的厚度大于临界厚度。形成In-III-V半导体层的步骤包括相对于铟从In-III-V的生长表面的解吸通量,降低In从In-III-V半导体层的V-凹坑侧壁的解吸通量。 V半导体层,相对于In-III-V半导体层的生长表面中In的掺入,增加了In在V凹坑侧壁中的掺入,相对于整个III组部分,增加了处理室中的In分压加压,形成氮化铟镓层。增加In在V形凹坑侧壁中的掺入的步骤包括降低腔室温度,增加腔室压力和/或增加In分压。对于半导体结构包括独立权利要求。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号