首页> 外国专利> METHOD AND STRUCTURE FOR FORMING IMPROVED SINGLE ELECTRON TRANSISTOR WITH GAP TUNNEL BARRIERS

METHOD AND STRUCTURE FOR FORMING IMPROVED SINGLE ELECTRON TRANSISTOR WITH GAP TUNNEL BARRIERS

机译:用间隙隧道壁形成改进的单电子晶体管的方法和结构

摘要

A semiconductor device includes a single electron transistor (SET) having an island region, a bottom source/drain region under the island region, and a top source/drain region over the island region, a first gap between the bottom source/drain region and the island region, a second gap between the top source/drain region and the island region, and a gate structure on a side of the island region.
机译:半导体器件包括:单电子晶体管(SET),其具有岛区,在岛区下方的底部源极/漏极区,以及在岛区上方的顶部源极/漏极区,底部源极/漏极区之间的第一间隙和底部。岛区,顶部源极/漏极区和岛区之间的第二间隙以及岛区一侧的栅极结构。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号