首页>
外国专利>
Hardware accelerator architecture for processing very-sparse and hyper-sparse matrix data
Hardware accelerator architecture for processing very-sparse and hyper-sparse matrix data
展开▼
机译:用于处理超稀疏和超稀疏矩阵数据的硬件加速器体系结构
展开▼
页面导航
摘要
著录项
相似文献
摘要
An accelerator architecture for processing very-sparse and hyper-sparse matrix data is disclosed. A hardware accelerator comprises one or more tiles, each including a plurality of processing elements (PEs) and a data management unit (DMU). The PEs are to perform matrix operations involving very- or hyper-sparse matrices that are stored by a memory. The DMU is to provide the plurality of PEs access to the memory via an interface that is optimized to provide low-latency, parallel, random accesses to the memory. The PEs, via the DMU, perform the matrix operations by, issuing random access read requests for values of the one or more matrices, issuing random access read requests for values of one or more vectors serving as a second operand, and issuing random access write requests for values of one or more vectors serving as a result.
展开▼