首页> 外文期刊>Pattern recognition and image analysis: advances in mathematical theory and applications in the USSR >FPGA-based hardware accelerator for high-performance data-stream processing
【24h】

FPGA-based hardware accelerator for high-performance data-stream processing

机译:基于FPGA的硬件加速器,用于高性能数据流处理

获取原文
获取原文并翻译 | 示例
           

摘要

An approach to solving high-performance data-stream processing is proposed based on hardware solutions that use a field-programmable gate array. The described HDG hardware solution was successfully applied to video data streams. The computation capacity of the employed crystal of the Xilinx Virtex5 family is sufficient for the real-time implementation of image analysis algorithms based on the mean-square deviation with a frequency of up to 100 frames per second.
机译:基于使用现场可编程门阵列的硬件解决方案,提出了一种解决高性能数据流处理的方法。所描述的HDG硬件解决方案已成功应用于视频数据流。 Xilinx Virtex5系列所用晶体的计算能力足以用于基于均方根偏差(频率高达每秒100帧)的图像分析算法的实时实现。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号