首页> 外国专利> Memory device with a plurality of stacked memory core chips

Memory device with a plurality of stacked memory core chips

机译:具有多个堆叠的存储核心芯片的存储装置

摘要

According to one embodiment, a memory device includes: a first chip including a first circuit, first and second terminal; a second chip including a second circuit and a third terminal; and an interface chip including first and second voltage generators. The first chip is between the second chip and the interface chip. The first terminal is connected between the first circuit and the first voltage generator. A third end of the second terminal is connected to the third terminal and a fourth end of the second terminal is connected to the second voltage generator. A fifth end of the third terminal is connected to the second circuit and a sixth end of the third terminal is connected to the second voltage generator via the second terminal. The third end overlaps with the sixth end, without overlapping with the fourth end.
机译:根据一个实施例,一种存储装置包括:第一芯片,其包括第一电路,第一和第二端子;以及第二芯片,包括第二电路和第三端子;接口芯片包括第一和第二电压发生器。第一芯片在第二芯片和接口芯片之间。第一端子连接在第一电路和第一电压发生器之间。第二端子的第三端连接到第三端子,第二端子的第四端连接到第二电压发生器。第三端子的第五端连接到第二电路,并且第三端子的第六端通过第二端子连接到第二电压发生器。第三端与第六端重叠,而不与第四端重叠。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号