首页> 外国专利> THIN FILM TRANSISTOR WITH CHARGE TRAP LAYER

THIN FILM TRANSISTOR WITH CHARGE TRAP LAYER

机译:带电荷陷阱层的薄膜晶体管

摘要

An embodiment includes an apparatus comprising: a substrate; a thin film transistor (TFT) comprising: source, drain, and gate contacts; a semiconductor material, comprising a channel, between the substrate and the gate contact; a gate dielectric layer between the gate contact and the channel; and an additional layer between the channel and the substrate; wherein (a)(i) the channel includes carriers selected from the group consisting of hole carriers or electron carriers, (a)(ii) the additional layer includes an insulator material that includes charged particles having a polarity equal to a polarity of the carriers. Other embodiments are described herein.
机译:一个实施例包括一种设备,该设备包括:基板;薄膜晶体管(TFT),包括:源极,漏极和栅极触点;半导体材料,包括在衬底和栅极接触之间的沟道;栅极触点和沟道之间的栅极介电层;在通道和衬底之间的附加层;其中,(a)(i)的沟道包括选自空穴载流子或电子载流子的载流子,(a)(ii)附加层包括绝缘体材料,该绝缘体材料包含带电粒子,其极性等于载流子的极性。本文描述了其他实施例。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号