首页> 美国政府科技报告 >Comparing Throughput and Power Consumption in Sequential and Reconfigurable Processors; Trident Scholar Project rept. no. 369
【24h】

Comparing Throughput and Power Consumption in Sequential and Reconfigurable Processors; Trident Scholar Project rept. no. 369

机译:比较顺序和可重构处理器的吞吐量和功耗; Trident scholar project rept。没有。 369

获取原文

摘要

This research project involves an investigation of parallel processing using reconfigurable logic devices. The goal of this project is to support the Naval Research Labs' recent acquisition of a Cray XD-1 supercomputer. A feature of the Cray XD-1 is that it contains field programmable gate arrays (FPGAs). These reconfigurable devices contain hardware whose connections can be modified to target a specific computation. This adaptability can significantly improve the processing speed of computationally intensive operations. Recent improvements in the memory capacity of FPGAs have spurred interest in using the devices for arithmetic floating-point operations using the IEEE 754 standard. In this project, a high-level language (HLL)-- Mitrion-C 1.4--was used to reduce some of this effort. Using this language, two calculations taken from a ray-tracing simulation of NASA's Moderate Resolution Imaging Spectroradiometer (MODIS) were implemented on an FPGA. The calculations consisted of floating-point additions, subtractions, multiplications, divisions, and square root extractions. It was feasible to perform many of the calculations in parallel, leading to a substantial increase in system throughput. Functionally identical programs were also implemented on a sequential processor--an Opteron 275--using the American National Standards Institute s standard for C (ANSI-C). Those portions of the FPGA design and of the sequential programs that were dedicated to performing scientific calculations were isolated and their processing time was measured using functions written in ANSI-C and calculated by the sequential processor. In addition, power consumption was measured both while the FPGA hardware implementation ran and while the sequential program ran. The results showed that implementing the two calculations on an FPGA was about 900% faster than a sequential processor, requiring only roughly a 30% increase in power consumed.

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号