A Mathematical Model for the Verification of Systolic Networks.

摘要

This paper presents a mathematical model for systolic architectures for use in the verification of the operation of certain systolic networks. The I/O description of the global effect of the computations performed by the network are obtained by solving a particular system of difference equations. The verification technique is applied to four different systolic networks proposed in the literature. (Author)