CRAY-Class Multiprocessor Simulator

摘要

A logical-timing instruction-level simulator is described for a hypothetical multiprocessor consisting of CRAY-1's connected to a common memory. It is useful for gaining insight into the design of multiprocessor algorithms and for developing high performance algorithms for CRAY processors with instruction sets similar to the CRAY-1. (Author)