首页> 美国政府科技报告 >Side Gating Reduction for GaAs Integrated Circuits by Using a New Buffer Layer.
【24h】

Side Gating Reduction for GaAs Integrated Circuits by Using a New Buffer Layer.

机译:采用新缓冲层减少Gaas集成电路的侧门控。

获取原文

摘要

Side gating effects relevant to GaAs digital, analog, and monolithic microwave integrated circuits have been significantly reduced or eliminated by using a new high-resistivity GaAs buffer layer grown at low substrate temperatures by molecular beam epitaxy (MBE). The high resistivity of the low-temperature (LT) GaAs buffer is attributed to an arsenic excess of -1 at %. The performance of MESFET's with the LT GaAs buffer is compared with that of MESFET's with a conventional undoped GaAs buffer grown by MBE at normal substrate temperatures. Reprints. (rrh)

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号